



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/709,239	04/23/2004	Hui long Zhu	FIS920030375	3238
23389	7590	03/20/2008		
SCULLY SCOTT MURPHY & PRESSER, PC			EXAMINER	
400 GARDEN CITY PLAZA			LUU, CHUONG A	
SUITE 300				
GARDEN CITY, NY 11530			ART UNIT	PAPER NUMBER
			2892	
			MAIL DATE	DELIVERY MODE
			03/20/2008	PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/709,239	<b>Applicant(s)</b> ZHU ET AL.
	<b>Examiner</b> Chuong A. Luu	<b>Art Unit</b> 2892

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If no period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED. (35 U.S.C. § 133).

Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### **Status**

1) Responsive to communication(s) filed on 12/18/2007.

2a) This action is FINAL.      2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### **Disposition of Claims**

4) Claim(s) 1-24 is/are pending in the application.

4a) Of the above claim(s) 14-24 is/are withdrawn from consideration.

5) Claim(s) \_\_\_\_\_ is/are allowed.

6) Claim(s) 1-13 is/are rejected.

7) Claim(s) \_\_\_\_\_ is/are objected to.

8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### **Application Papers**

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### **Priority under 35 U.S.C. § 119**

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All    b) Some \* c) None of:

1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### **Attachment(s)**

1) Notice of References Cited (PTO-892)

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO-1449 or PTO-1526/00)  
Paper No(s)/Mail Date \_\_\_\_\_

4) Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_

5) Notice of Informal Patent Application (PTO-152)

6) Other: \_\_\_\_\_

**DETAILED ACTION**

***Response to Arguments***

Applicant's arguments with respect to claims 1-13 have been considered but are moot in view of the new ground(s) of rejection.

**PRIOR ART REJECTIONS**

**Statutory Basis**

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

**The Rejections**

Claims 1-13 are rejected under 35 U.S.C. 102(e) as being anticipated by Fitzgerald et al. (U.S. 20020125471).

Fitzgerald discloses a CMOS inverter circuit with

(1) a silicon substrate;

a gate dielectric layer over the substrate (see Figures 12A-12C);

a stacked gate structure of a SiGe;

a SiGe layer on top the SiGe layer;

a semiconductor layer on the top of the SiGe layer (see Figures 12A-12C);

(2) wherein stress is produced in the stacked gate structure by different semiconductor materials (see Figures 12A-12C);

(3) the device fabricated on a chip having both nFET devices and PFET devices, and wherein the NFET devices and PFET devices have different stresses (see paragraph [0009]);

(4) wherein the stacked gate structure of the nFET devices comprises the second stressed film layer of strained SiGe over the first stressed film layer of single crystal silicon, and the stacked gate structure of the PFET devices comprises the second stressed film layer of strained Si:C over the first stressed film layer of single crystal silicon (see paragraph [0009]);

(5) wherein the stacked gate structure of the nFET devices comprises the second stressed film layer of strained Si<sub>1-y</sub>Ge<sub>y</sub> over the first stressed film layer of strained Si<sub>1-x</sub>Ge<sub>x</sub>, and the stacked gate structure of the PFET devices comprises the second stressed film layer of strained Si<sub>1-z</sub>Ge<sub>z</sub> over the first stressed film layer of strained Si<sub>1-x</sub>Ge<sub>x</sub>, wherein y>x and z<x to produce different stresses (see paragraph [0009]);

(6) wherein the value of x is selected to adjust the PFET V<sub>t</sub> (threshold voltage) (see paragraph [0009]);

(7) wherein the Si<sub>1-x</sub>Ge<sub>x</sub> is a seed layer for parts of the gate above the Si<sub>1-x</sub>Ge<sub>x</sub> layer, and the Si<sub>1-x</sub>Ge<sub>x</sub> layer is strained after selective epitaxial growth (see paragraph [0009]);

(8) wherein the stacked gate structure of the nFET devices comprises the second stressed film layer of strained Si<sub>1-y</sub>Ge<sub>y</sub> over the first stressed film layer of strained Si<sub>1-x</sub>Ge<sub>x</sub>.

Art Unit: 2892

$x_n$ Ge $x_n$ , and the stacked gate structure of the PFET devices comprises the second stressed film layer of strained Si $_{1-z}$ Ge $_z$  over the first stressed film layer of strained Si $_{1-y}$ Ge $_{y,p}$ , wherein y>x and z<x, to produce stresses (see paragraph [0009]);

(9) wherein the Si $_{1-x_n}$ Ge $x_n$  is a seed layer for parts of the gate above the Si $_{1-x_n}$ Ge $x_n$  seed layer and the Si $_{1-x_n}$ Ge $x_n$  seed layer seed layer is strained after selective epitaxial growth, and the Si $_{1-x_p}$ Ge $_{x,p}$  is a seed layer for parts of the gate above the Si $_{1-x_p}$ Ge $_{x,p}$  seed layer and the Si $_{1-x_p}$ Ge $_{x,p}$  seed layer is strained after selective epitaxial growth (see paragraph [0009]);

(10) wherein the stacked gate structure of the nFET devices comprises the second stressed film layer of strained Si $_{1-y}$ Ge $y$  over the first stressed film layer of strained Si $_{1-x}$ Ge $x$ , and the stacked gate structure of the PFET devices comprises the second stressed film layer of strained Si:C over the first stressed film layer of strained Si $_{1-x}$ Ge $x$ , wherein y>x and z<x, to produce different stresses (see paragraph [0009]);

(11) the device fabricated in an integrated circuit PFET devices having comprising both nFET devices and said stacked gate structure (see paragraph [0009]);

(12) the device fabricated in an integrated circuit comprising nFET devices having said stacked gate structure (see paragraph [0009]);

(13) the device fabricated in an integrated circuit comprising PFET devices having said stacked gate structure (see paragraph [0009])

***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chuong A. Luu whose telephone number is (571) 272-1902. The examiner can normally be reached on M-F (6:30-3:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thao X. Le can be reached on (571) 272-1708. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Chuong A Luu/  
Primary Examiner, Art Unit 2892  
March 13, 2008